Influence of an anomalous dimension effect on thermal instability in amorphous-InGaZnO thin-film transistors
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I. INTRODUCTION
Recently, portable electronic products have been widely applied for consumer uses, especially those using low power consumption IC, [1] [2] [3] non-volatile memory, and thin film transistors (TFTs). [35] [36] [37] [38] [39] Recently, transparent oxide-based semiconductors, such as ZnO and amorphous indium-gallium-zinc-oxide (a-IGZO), have attracted much attention due to their considerable potential applications in flat, flexible, and transparent displays. 40, 41 In particular, a-IGZO TFTs possess advantageous properties such as high mobility, excellent uniformity, good transparency to visible light, and low process temperature, making them a promising candidate to be adopted in the next generation of the display industry. [41] [42] [43] Therefore, they are very promising alternatives to replace amorphous silicon TFTs for application in active matrix liquid crystal displays (AMLCD) and organic lightemitting diode displays (AMOLED) as switching/driving devices. However, there are some difficulties which are necessary to overcome for oxide TFTs to be practical in these applications, such as instability under gate bias stress, light illumination, or the surrounding ambiance. [44] [45] [46] [47] Moreover, a-IGZO TFTs can also be used for gate driver on array (GOA) technology. Conventionally, driving ICs have been fabricated through CMOS technology and mechanically attached to the sides of the panel. However, GOA technology fabricates gate driver ICs on the array itself instead of attaching them to the panel sides. As a result, GOA technology can reduce process steps and cost as well as achieve thinner panels with narrower edges to realize slim border displays. 48, 49 However, mobility of driving ICs fabricated by single crystal silicon is about one hundred times that of a-IGZO. As a result, in order to achieve the same driving current, it is necessary to increase channel width and/or decrease channel length of a-IGZO TFTs for GOA operation. However, the degree to which channel length can be decreased is restricted by photolithography. As a result, increasing channel width is a better way to increase driving current. Therefore, investigating the performance and reliability of a-IGZO TFTs with large channel width is of great importance.
II. EXPERIMENT
Back-channel-etching structured n-type a-IGZO TFTs were fabricated on a glass substrate in this work. The double-layer Cu/Mo (500/20 nm) gate electrode films were deposited and then patterned via photolithography on a glass substrate. Then 300-nm-thick Si 3 deposition (PECVD). An active layer of 30-nm-thick a-IGZO film was deposited by DC magnetron sputtering using a target of In 2 O 3 :Ga 2 O 3 :ZnO ¼ 1:1:1 in atomic ratio at room temperature, and then patterned. The Mo/Cu (20/500 nm) source/drain electrodes were formed by DC-sputtering and then patterned. Finally, 160-nm-thick SiO 2 and 50-nm-thick Si 3 N 4 were sequentially deposited as a passivation layer by PECVD. After that the device was annealed in an oven at 300 C for 2 h in a dark environment. In this paper, the conventional and fast I-V measurements were performed by Agilent B1500A and Agilent B1530A semiconductor analyzers, respectively. The device dimensions of channel width/length (W/L) were 100, 200, 500, 1000, 5000, and 10 000 lm/5. , threshold voltage is also independent of channel length for the device with relatively small channel width (W ¼ 100 lm) but exhibits dimension-dependent threshold voltage variation for the device with relatively large channel width (W ¼ 10 000 lm). In previous literatures, threshold voltage shift results from electrons trapping at the IGZO/SiO 2 interface or in SiO 2 bulk under positive gate bias stress (PGBS), [50] [51] [52] [53] or high current stress. 54, 55 However, in our research, we found that threshold voltage increases at a shorter channel length for devices with large channel width and operated at high drain voltage ( Figures 1 and 2 ) without imposing stress biases, unlike that found in previous literature.
To further inspect this anomalous phenomenon and explain more precisely, Figure 3 the abnormal dimension-dependent threshold voltage variation may in fact be induced by the self-heating effect. 56 It is well known that the self-heating effect arises in silicon-oninsulator (SOI) MOSFETs and low-temperature-polycrystalline silicon (LTPS) TFTs because the surrounding oxide or other thermal insulating materials make it difficult to dissipate the heat generated in the active layer when high current flows through the channel, a situation quite similar to that found in the IGZO channel layer. 57 In addition, the thermal conductivity of IGZO is much lower than Si and is comparable to SiO 2 . Therefore, heat dissipation in IGZO TFTs is relatively more difficult than in Si-based TFTs. 58, 59 Because the larger drain voltage will form a higher drain current, resulting in higher power (P ¼ IV), the heat in channel will be higher, resulting in a more severe self-heating effect. Furthermore, because the temperature is highest at the center of the channel region and the heat dissipate to the surrounding materials along the channel width direction, larger channel widths make heat dissipation in the channel more difficult, again resulting in a more pronounced self-heating effect. 57, 60 Moreover, the shorter the channel length, the higher drain current flowing through the channel, resulting in more heat generated in the channel. As a result, either a larger channel width or a shorter channel length combined with a higher operated drain bias will induce a more severe self-heating effect, resulting in more pronounce threshold voltage shift. The inset of Figure 3 (b) shows the energy band diagram. When the large channel width and/or short channel length TFT is operated at high drain voltage, significant selfheating effect will occur, and channel electrons will be trapped at the IGZO/SiO 2 interface or in SiO 2 bulk through the thermionic-field emission process, resulting in a larger observed threshold voltage. [54] [55] [56] In addition, from Figure  1 (a), note that threshold voltage shifts with a small variation of the slope in the transfer characteristics. This indicates that some shallow sub-conduction band trap states are created at the IGZO active layer/gate dielectric interface during the self-heating-induced trapping process, resulting in a small amount mobility and subthreshold swing degradation. However, this small amount of subthreshold swing and mobility degradation cannot explain the very large threshold voltage variation. The dominant mechanism of threshold voltage variation may in fact results from the self-heating induced-charge trapping phenomenon.
To confirm the proposed self-heating effect-induced anomalous dimension and drain voltage-dependent threshold voltage variation, fast I D -V G measurement is performed. Figure 6 shows the dependence of on-state current degradation (%) on channel width and length. Clearly, on-state current degradation (%) increases with increasing channel width and/or decreasing channel length. From previous discussions, it is reasonable to speculate that this abnormal on-state current degradation may be induced by the self-heating effect. The heat dissipation in channel will be rather difficult for the larger channel width devices, and the current flowing through the channel will be larger with the shorter channel length devices, resulting in more heat accumulation in the channel. As a result, a severe self-heating effect-induced charge trapping phenomenon will occur, resulting in a considerable threshold voltage shift. Because of this large threshold voltage shift, the abnormal drain current decreases as drain voltage increases when V D м 15 V, as shown in Figure 5(a) . In order to confirm the on-state current degradation results from this self-heating effect-induced charge trapping phenomenon, a measurement sequence was designed as To further corroborate the proposed mechanism, the pulse I D -V D measurement (various peak/base times) was adopted, as shown in Figure 8 . Figure 8 voltage performed in a pulse form, and we can modulate various peak/base times to extract the on-state current degradation at various drain pulses. Previous research 54 has indicated that sufficient heating time is necessary for Joule heating to take place within the channel, resulting in a pronounced self-heating effect-induced charge trapping phenomenon. As a result, if on-state current degradation does indeed result from self-heating effect-induced charge trapping phenomenon, the deterioration degree should decrease as the heating time, i.e., the peak time, decreases. As shown in Figure 8 the peak time is smaller than 10 ms, no on-state current degradation is observed. Furthermore, from previous literature, cooling time is also an important factor influencing the Joule heating to occur within the channel. 55 As a result, if on-state current degradation does indeed result from the self-heating effect-induced charge trapping phenomenon, the deterioration degree should decrease as the cooling time, i.e., the base time, increases. As shown in Figure 8(b) , when the base time is 10 ms, the deterioration approaches that of conventional I D -V D measurement, and decreases when the base time increases. When the base time is larger than 500 ms, an insignificant amount of on-state current degradation is observed. This comparison of conventional and pulse (various peak/ base time) I D -V D measurements further corroborates that the abnormal dimension-dependent on-state current degradation does in fact result from the self-heating effect-induced charge trapping phenomenon. Note that the effective cooling time is much longer than the effective heating time, at least by a factor of twenty. This is because the thermal conductivity of IGZO is much lower than Si and is comparable to SiO 2 . Therefore, heat dissipation in IGZO TFTs is relatively more difficult than in Si-based TFTs.
IV. CONCLUSION
The anomalous dimension effect on thermal instability in a-IGZO TFTs has been investigated. Devices with larger channel widths and/or shorter channel lengths and which are operated at higher drain voltages will produce larger threshold voltages and more severe on-state current degradation, with the effect becoming even more pronounced as channel width or drain voltage increases and/or channel length decreases. This is due to the surrounding oxide and other thermal insulating material and the low thermal conductivity of the IGZO layer. The more pronounced self-heating effect is a product of both the more difficult heat dissipation in wider channels as well as the higher drain current in devices operated at higher drain voltages and shorter channel length. Because sufficient heating time (approximately on the order of tens of ms) is necessary for Joule heating to take place within the channel, the fast I D -V G and modulated various peak/base pulse time I D -V D measurements are performed to confirm the proposed mechanism. Because the time scale of the peak/base time in the fast I D -V G measurement is shorter, on the order of ls, the heating time is insufficient for Joule heating, resulting in no observed threshold voltage shift. The fast I D -V G measurement confirms that the abnormal dimension-dependent threshold voltage variation is due to the self-heating effect induced-charge trapping phenomenon. Furthermore, the pulse I D -V D measurement again demonstrates that the abnormal dimension-dependent threshold voltage variation and on-state current degradation indeed results from the self-heating effect induced-charge trapping phenomenon. Further, the effective cooling time is much longer than the heating time, indicating that IGZO is a low thermal conductivity material compared to Si, and is comparable to SiO 2 . From this research, device dimension is a significant factor that governs the thermal instability of a-IGZO TFTs for the use of GOA technology. How to lessen or even eliminate the self-heating effect induced charge trapping phenomenon is of great importance for GOA technology.
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